Design Verification Architect

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

THE ROLE:

The Infinity Fabric design verification team is looking for a verification architect to help drive innovation and micro-architectural verification initiatives across all components on the Infinity Fabric. This is a broad role driving quality into AMD products and will have direct impact on time to market and revenue for AMD. Infinity Fabric is part of every new AMD product being developed across Client, Server, Graphics, and Semi-Custom markets.

THE PERSON:

You have a passion for complex IP design verification, complex processor architecture, Fabric architecture and digital design. You are a team player with the ability to collaborate with various stakeholders and teams to drive innovation and quality. You have excellent communication skills and experience collaborating with other engineers located in different sites/time zones, and have strong analytical and problem-solving skills, are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

• Collaborate with architects, RTL designers and component level verification leads and drive quality into Infinity Fabric architecture
• Drive innovation into improving Data Fabric IP quality; improve and reduce pre-silicon verification timelines; help in architecting flexibility into verification flows and component quality
• Review test plans, architect and build the directed and random verification tests, bring in new methodologies like formal / emulation initiatives

PREFERRED EXPERIENCE:

• Expert in complex IP level verification; strong understanding CPU micro-architecture, Fabric architecture, Cache coherency, scalable fabric / IO architecture
• Proficient in using UVM testbenches; Good understanding and hands-on experience in the UVM concepts and System Verilog

• Experienced with Verilog, System Verilog, C, and C++; Perl, Ruby

• Experienced with working on complex server / notebook products will be strongly preferred
• Experience on AI / ML accelerators, data center GPUs will be an added advantage

ACADEMIC CREDENTIALS:

• BS or MS degree in Electrical Engineering, Computer Engineering, or Computer Science preferred.

LOCATION: Austin, Santa Clara, or Boxborough

#LI-DC1

#LI-HYBRID

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan. You'll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.