We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

FPGA Design Engineer

General Dynamics Mission Systems
$134,334.00 - $145,000.00
parental leave, flex time, 401(k)
United States, New Jersey, Florham Park
7-9 Vreeland Rd (Show on map)
Dec 20, 2024
Basic Qualifications

Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a
minimum of 3 years of relevant experience.

CLEARANCE REQUIREMENTS: Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.


Responsibilities for this Position

Sign on Bonus up to $5000

As a Cyber FPGA design engineer, you'll be a member of a cross functional team responsible for product design from system architecture and requirements allocation through product release and production of cost-sensitive secure products.

We encourage you to apply if you have any of these preferred skills or experiences: Experience with Zync UltraScale+ MPSoC or similar FPGAs, Vivado or similar tools; VHDL or similar languages.

What sets you apart:

  • Experience implementing cutting edge FPGA designs and achieving design closure to meet area, power, and timing constraints
  • Integrating and closing timing on designs that include but are not limited to custom developed solutions with embedded hard & soft processors and with commercial & custom IP.
  • Ability to work with cross functional teams as needed to define and refine FPGA design requirements.
  • Support development teams with HW/SW integration and testing the FPGA design.
  • Ability to multi-task and handle numerous jobs simultaneously.
  • Designing, building, and producing low to high volume products
  • Familiarity with UVM and System Verilog constrained-random, coverage-driven verification environments
  • Active Secret clearance is preferred at time of hire

Our Commitment to you:

  • An exciting career path with opportunities for continuous learning and development.
  • Research oriented work, alongside award winning teams developing practical solutions for our nation's security
  • Flexible schedules with every other Friday off work, if desired (9/80 schedule)
  • Competitive benefits, including 401k matching, flex time off, paid parental leave, healthcare benefits, health & wellness programs, employee resource and social groups, and more


Target salary range: USD $134,334.00/Yr. - USD $145,000.00/Yr. This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.


Company Overview

At General Dynamics Mission Systems, we rise to the challenge each day to ensure the safety of those that lead, serve, and protect the world we live in. We do this by making the world's most advanced defense platforms even smarter. Our engineers redefine what's possible and our manufacturing team brings it to life, building the brains behind the brawn on submarines, ships, combat vehicles, aircraft, satellites, and other advanced systems.

We pride ourselves in being a great place to work with this shared sense of purpose, committed to a diverse and exciting employee experience that drives innovation and creates a community where all feel welcome and a part of something amazing.

We offer highly competitive benefits and a flexible work environment where contributions are recognized and rewarded. To see more about our benefits, visit https://gdmissionsystems.com/careers/why-work-for-us/benefits

General Dynamics is an Equal Opportunity/Affirmative Action Employer that is committed to hiring a diverse and talented workforce. EOE/Disability/Veteran

Applied = 0

(web-86f5d9bb6b-jpgxp)