RTL Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

RTL DESIGN ENGINEER

THE ROLE:

We are looking for a self-motivated design engineer to be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market. As a key contributor, you will focus on RTL design and validation of high-speed interfaces such as chip-to-chip interconnect, both on system and on package, and highly configurable multi-protocol PHYs. Continuous technical innovation to increase productivity, to heighten quality of results, and to foster career development is integral to the role.

THE PERSON:

You have a passion for digital design and verification. You are a team player with strong analytical and problem-solving skills. Possess a willingness to learn and take ownership of problems.

KEY RESPONSIBILITIES:

• • Perform RTL design of the high-speed digital components.
  • Work with functional verification team to meet coverage and quality standards.
  • Analyze/fix Lint and CDC/RDC errors of the components.
  • Develop and validate timing constraints involving multiple clock domains while working with physical design to harden IP
  • Guarantee quality/timely deliverables meeting project's schedule.
  • Help to improve/automate design process.
  • Support post-silicon product bring-up/debug.

QUALIFICATIONS:

Experience in some or all the following areas:

• • Design of digital circuits and components using Verilog/System Verilog
  • Debugging in digital and mixed-signal simulation environment.
  • Power-optimization of digital designs.
  • Multi-clock domain designs.
  • Experience/Knowledge of High speed SerDes/Physical layer is a plus
  • Design constraints for synthesis and static timing analysis.
  • Logic synthesis, timing closure, logical equivalence checking and ECOs.
  • Scripting languages such as Perl, Tcl, or Python.
  • Collaboration with verification team.
  • Excellent verbal and interpersonal communication skills
    
  • Excellent technical communications. Ability to produce technical documentation.
  • Exhibit strong ownership of tasks and responsibilities.

ACADEMIC CREDENTIALS:

• Bachelors or Masters degree in Electrical Engineering

LOCATION:

San Jose, CA

#LI-DD3

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan. You'll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.