We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

FPGA Platform Engineer

Advanced Micro Devices, Inc.
USD $153,840.00/Yr.-USD $230,760.00/Yr.
United States, California, Santa Clara
2485 Augustine Drive (Show on map)
Nov 02, 2024


WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

FPGA SYSTEMS DESIGN ENGINEER

THE ROLE:

As an FPGA Platform Engineer, you will be responsible for designing and bringing up FPGA platforms for AMD SoC. You will collaborate closely with cross functional teams to define system requirements and design FPGA platforms with High-Speed IO. Your responsibilities will include:

  • Defining and designing FPGA platforms with High-Speed IO
  • Collaborating with cross functional teams to bring up FPGA platforms
  • Testing and debugging FPGA platforms
  • Providing technical support to customers

KEY RESPONSIBILITIES:

  • Collaborates with cross functional groups for technical requirements and resolve technical challenges for FPGA solutions
  • Design, implement, verify in simulation environment, and FPGA bring up for RTL Designs
  • Debug FPGA Platform with AMD SoC and validate RTL Design in Hardware
  • Gathers technical requirements during product definition and ensures implementation in platforms and documentation

PREFERRED EXPERIENCE:

  • FPGA Design Experience with one or more High Speed IO Protocols (PCIe, Ethernet, CXL, DDR, etc.)
  • Proficiency with Verilog and/or System Verilog
  • 5+ years of RTL Design experience for FPGA or ASIC
  • Experience with FPGA Debug in Simulation and HW Bring up
  • Experience with scripting languages (Python, Perl, TCL, Bash, etc.)
  • Knowledge of using and debugging in a UVM environment
  • Experience with one or more of the following protocols: SPI, I2C, AXI, QSPI, USB, etc.
  • Experience working with embedded firmware and or device driver development
  • Strong Communication and problem solving skills
  • Must be a self-starter, and able to independently drive tasks to completion

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in electrical or computer engineering

LOCATION:

Santa Clara, CA

#LI-LM1

#LI-HYBRID

At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMD's Employee Stock Purchase Plan. You'll also be eligible for competitive benefits described in more detail here.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Applied = 0

(web-69c66cf95d-jtnrk)