We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

Principal Mixed Signal Design Verification Engineer

OSI USA Danvers
United States, Texas, Plano
Sep 25, 2024
Principal Mixed Signal Design Verification Engineer Plano, Texas, United States - ams-OSRAM USA Inc. What we expect

The Advanced Optical Sensors business provides market-leading sensor solutions that improve the human experience and well-being by sensing types of light both visible and invisible to the human eye. Key AOS applications include ambient light and proximity sensors; 1D Time-of-Flight, spectral sensors, bio sensors, as well as active noise cancelation (ANC).

  • Responsible for design verification and validation of integrated circuits, using both directed tests and constrained random regressions
  • Primary focus is on mixed signal design verification, but proficiency with digital design verification (including UVM) is an advantage
  • Creation and validation of System Verilog models for mixed signal circuit blocks
  • Proficiency in System Verilog including: writing checkers and assertions, customizing constraints, getting functional coverage collection using cover groups, etc.
  • Experience running analog (SPICE) and digital simulators are a strong advantages.
  • Technical and team leadership both within the internal project DV team, but also directly supporting demanding customers
  • Creation of test benches and automated verification simulations
  • Performing block level and top level design verification
  • Generation of relevant documentation (DV Plan, DV execution plan, customer reviews, etc.)
Who we are looking for
  • Masters degree in Electrical Engineering with 15 years of experience including at least 5 years in team or technology leadership role with an emphasis in analog/mixed-signal verification
  • Experience with technical leadership in mixed signal design verification, block level model specifications, simulation, system verilog real number modeling, etc.
  • System Verilog / UVM based DV experience
  • Collaborative and respectful team player with mentoring skills, and passionate about the teams success
  • Excellent communication skills (both oral and written) are required, as customer level technical interface and design / team leadership is necessary sometimes under high pressure situations.
  • Experience with relevant CAD tools (including Cadence Virtuoso, SPICE, etc.)
  • Ability to read analog schematics and extract related main functionality.
  • Experience modeling mixed signal/RF blocks including biasing networks, power regulators, bandgaps, Opamps, OTAs, data converters, LNA, PA, mixers, couplers, splitters, combiners, etc
  • Excellent team player as the role requires internal team leadership.
Applied = 0

(web-5fdf5b7fb4-96khf)