We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.

Job posting has expired

#alert
Back to search results

Sr. Formal Verification Applications Engineer

Synopsys
United States, California, Mountain View
700 East Middlefield Road (Show on map)
August 01, 2022

Sr. Formal Verification Applications Engineer

36440BR

USA - USA

Job Description and Requirements

Our Customer Success Group is at the heart of enabling our customer's design and verifying the next-generation chips that power everything from IoT to AI to Automobiles. We work with Synopsys product development teams and our customers get the latest Synopsys technologies to the customers and ensure that the customer's current and future needs are reflected in the product plans. We help customers develop and customize methodologies to help them to optimize chips for power, cost, and performance-eliminating months off their project schedules.

We're looking for an Applications Engineer to join our team. If you are looking to join a high-performing team that is developing the latest solutions in DV and Formal innovation, then you should be at Synopsys!

The successful candidate needs to have a good knowledge of Formal Verification methodology and techniques. Knowledge of industry-standard bus protocols will have an additional advantage. The candidate should be adept in Verification methodology, high-performance assertion IP architectures, handling of complexity RTL designs, different formal apps, etc. Ideal to have exposure to complex designs, faced challenges of complexity and worked on debugging with RTL designs at IP level as well as chip level.Key Qualifications

  • Typically requires a minimum of 4-6 years of experience in functional or formal verification.
  • Knowledge of different flows used for verifying RTL for modules, blocks, IPs, subsystems, or chip level
  • Strong understanding and insight in advance protocols like AXI, ACE, CHI, etc.
  • Good experience in writing SVA properties and capturing design behavior with it. * Advance knowledge of FPV (Formal Property Verification) is preferred but not required.
  • Advanced debug experience in handling big designs both IPs and SOCs. Should be adept in reproducing the issue on a smaller test case.
Preferred Experience
  • Creates customer demos and presents papers at technical conferences
  • Assists in developing collateral such as customer FAQs, cheat sheets, etc.
  • Reviews technical content and provides valuable feedback
  • Familiar with a process to create good requirement spec and providing valuable feedback
  • Looking for a collaborator, someone who works well within a team and thrives on helping/enabling others
  • Good customer savvy and demonstrates a sense of urgency and prioritization for customers.
  • Is able to build rapport and trust with internal as well as external stakeholders
  • Has a strong commitment to flawless execution.

Synopsys has adopted a COVID-19 vaccination policy to safeguard the health and well-being of our employees and visitors. As a condition of employment, all employees based in the U.S. are required to be fully vaccinated for COVID-19, unless a reasonable accommodation is approved or as otherwise required by law.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

#LI-MK1

Job Category

Engineering

Country

United States

Job Subcategory

Applications Engineering

Hire Type

Employee

(web-5bb4b78774-pwhpf)