Principal Layout Designer (I/O Layout Design - FPGA)

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip Technology Inc. has a Principal I/O Layout Design Engineer opening based in San Jose, CA. This engineer will be responsible for layout design, integration, and verification of complex analog circuitry (clocking, Rx, Tx) integrated into the I/O's of the FPGA.

• Layout complex analog circuits for GPIO, HSIO, high-speed DDR and other IO applications in advanced FinFET nodes.

• Collaborate closely with the design leads to understand the design requirements and implement them in layout to meet performance specs.

• Ownership of both I/O block level and top-level layout of complex I/O blocks to be integrated at chip top.

• Work closely with the I/O layout lead and ASIC team to optimize IO floor plan, placement and routing of power and critical signals.

• Run ERC, DRC, LVS and EMIR and other checks. The ability to customize DRC and LVS decks is a plus.

• Layout guidance and mentorship of junior engineers.

Requirements/Qualifications:

• Bachelor's in Electrical Engineering, Physics, Computer Engineering or Computer Science preferred.

• 8+ years of proven silicon mask design experience in design of high-speed IOs in multiple technology nodes.

• Familiarity with FinFet technology. Knowledgeable about industry standard tools like Virtuoso, skill scripting, Calibre, etc.

• Proven experience delivering multiple layout designs of complex macros like PLL, I/Os, SerDes to be integrated at SoC level.

• Experience in high-speed layout design techniques (DDRx, PCI-e, USB, MIPI).

• Demonstrated competency in scripting using skill, Python and Perl.

• Good analytical, oral and written communication skills

• Able to write clean, readable presentations.

• Self-motivated, proactive team player.

• Ability to work to schedule requirements.

Travel Time:

Physical Attributes:

Physical Requirements:

Pay Range:

Benefits of working at Microchip

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.