We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.

Job posting has expired

#alert
Back to search results

GPU DFT Design Verification Engineer

Apple, Inc.
United States, Texas, Austin
August 31, 2022
Summary
Posted: Mar 2, 2022
Role Number: 200001229
Do you love crafting elegant solutions to highly sophisticated challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, GPU. You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. The DFT Design Verification Engineer will be on a small team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core. This person will build and maintain verification test bench components and environments, need to be proficient with scripting and Verilog, able to come up with test plans and validate IP, as well as ability to lead project execution.
Key Qualifications
  • Experience with Verilog / SystemVerilog
  • Knowledge of IEEE 1500 and IEEE 1149
  • Experience debugging simulation waves.
  • Experience working under strict schedule deadlines with the ability to prioritize
  • Experience with Perl, Shell scripting, Makefiles, TCL a plus
  • Excellent communication skills and ability to collaborate
Description
We would like you have the following skills and experience: - Develop verification plans in coordination with design leads and architects - Build and maintain verification test bench components and environments - Generate advised and directed random tests in RTL and gatesim environments - Analyze coverage, and improve test environment to target coverage holes - Build automated verification flows for block verification - Apply knowledge of hardware description languages (VHDL/Verilog), hardware verification languages (SystemVerilog/UVM/OVM), and logic simulators to verify sophisticated designs
Education & Experience
BS/MS/PhD CE, EE, CS, or related field
Additional Requirements

(web-54f47976f8-qrv4t)