New

SOC Engineering, Architect- 19169

Synopsys
$209000-$313000
United States, California, Sunnyvale
Oct 08, 2026
Date posted 10/07/2026 Category Engineering Hire Type Employee Job ID 19169 Base Salary Range $209000-$313000 Remote Eligible No Date Posted 10/07/2026 We AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent the better part of your career translating product ambition into silicon reality. You know that the hardest part of any SoC is not the individual IP blocks, it is making them work together as a coherent system that actually ships. You think in subsystems, not just components. You have sat in enough bring-up sessions to know that the decisions you make today about interconnect topology, power domains, or protocol alignment will either save or cost your team six months down the line.You are comfortable walking into a room with conflicting requirements from software, verification, and implementation teams and walking out with an architecture that makes sense for all of them. You do not need perfect specs to start. You ask the right questions, model the critical paths, and make the call. You have a point of view on what makes a subsystem robust, and you are not afraid to push back when a proposal does not hold up under real-world constraints. At Synopsys, you will work on IP subsystems that power everything from automotive AI to 5G infrastructure, and the architecture decisions you make will matter.What You'll Be DoingDefine subsystem architectures for memory controllers, interconnect clusters, compute blocks, power management units, or communication subsystems, translating product requirements into detailed specs that balance performance, power, area, security, and functionalityIntegrate multiple IP blocks into cohesive subsystems, ensuring proper interoperability, dataflow alignment, and interface compatibility with SoC-level interconnects and firmware requirementsLead architecture exploration activities including IP selection, subsystem modeling, and validation of candidate architectures using simulation and analysis toolsCoordinate with SoC architects, verification teams, software engineers, and physical design groups to ensure subsystem feasibility, correctness, and alignment with platform constraintsDefine verification requirements for subsystem functionality, performance corner cases, power states, and protocol compatibility, working with DV teams to ensure comprehensive validation coverageProduce architecture documents, subsystem specifications, engineering guidelines, and implementation requirements that clearly communicate architectural intent to technical and non-technical stakeholdersParticipate in silicon bring-up, debug sessions, and subsystem-level performance characterization to validate architectural decisions in real hardwareWhat You'll NeedBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field with 15+ years of overall semiconductor experience10+ years in semiconductor design, IP integration, or SoC/subsystem architecture roles with proven track record of delivering complex subsystems to productionDeep expertise in Verilog and SystemVerilog for RTL design and simulation, with hands-on experience using industry-standard simulation toolsStrong working knowledge of interface protocols such as AMBA APB, AXI, CHI, DDR, PCIe, Ethernet, USB, or UFS, including protocol-level debugging and performance analysisExperience with synthesis, lint, CDC, low power design flows, and verification closure using SystemVerilog UVM, BFM development, or test environment creationDemonstrated ability to coordinate cross-disciplinary teams including hardware, firmware, software, verification, and physical design groups to drive complex projects to completionExcellent technical writing and communication skills with a track record of producing clear architecture documents and specifications that drive alignment across diverse engineering teamsThe Impact You Will HaveEnable faster time to market for customers building AI-powered products, automotive systems, 5G infrastructure, and IoT devices by delivering differentiated subsystem solutions that reduce integration riskShape the architectural direction of Synopsys Digital IP Subsystems, influencing how millions of chips get designed and manufactured across the semiconductor industryReduce design respins and costly late-stage fixes by catching architectural issues early through rigorous subsystem-level modeling and validationAccelerate product development cycles for internal teams by providing clear, implementable subsystem architectures that align hardware, software, and verification efforts from day oneMentor engineers across disciplines, raising the bar for subsystem design methodologies and best practices that will scale across future product generationsDrive architectural innovation in critical areas like power efficiency, performance optimization, and protocol interoperability that directly impact customer PPA targetsInfluence industry standards and customer roadmaps through deep technical engagement and thought leadership in IP subsystem architectureWho You AreYou can take a vague product requirement and turn it into a subsystem architecture that actually works, not just on paper but through bring-up, without creating downstream chaos for implementation or verification teamsYou know how to make the hard tradeoff calls between performance, power, and area when the math does not give you a clean answer, and you can explain your reasoning to a VP in two minutes without losing the technical nuanceYou are the person teams come to when a subsystem integration is not behaving as expected, because you can move between protocol-level details, dataflow analysis, and system-level constraints without losing the threadYou do not wait for perfect information to move forward, you build models, run scenarios, and de-risk the architecture early so the team can execute with confidenceYou mentor without micromanaging, you help engineers think through architectural problems rather than just handing them answersYou stay current on industry trends, new protocols, and emerging SoC architectures because you know that what worked five years ago will not cut it for the next generation of productsThe Team You'll Be Part OfYou will join the Digital IP Subsystems Team at Synopsys, a global group responsible for delivering industry-leading silicon IP and subsystem solutions that power self-driving cars, AI accelerators, 5G infrastructure, IoT devices, and more. This is a collaborative, cross-functional environment where you will work closely with talented engineers across IP design, SoC architecture, verification, software, and physical implementation. The team values technical depth, clear communication, and a culture of inclusion and creativity where diverse perspectives drive better solutions.If you're excited to take on new challenges, make an impact, and grow with Synopsys, we'd love to connect!Learn more about what we do:https://www.synopsys.com/designware-ip/ip-subsystems.htmlRewards and BenefitsWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.